Fractional-order Memristor Emulator with Multiple Pinched Points

Khalil N.A.

Fouda M.E.

Said L.A.

Radwan A.G.

Soliman A.M.

Circuit Theory and Applications

The paper proposes voltage-controlled first-and second-order memristor emulators. The emulators are designed using an operational-transconductance amplifier (OTA) and voltage multiplier blocks plus a fractional-order capacitor. The presented second-order emulator provides two pinched points controlled by order of the employed fractional-order capacitor. Numerical and PSPICE simulation results using AD844 and AD633 are introduced for different cases to validate the theoretical findings. The experimental verification is presented, showing the design flexibility and controllability based on the fractionalorder parameters. © 2020 IEEE.

/program/electronics-and-computer-engineering

Fractional-order Memristor Emulator with Multiple Pinched Points

Estimating phase error using a Hilbert transform-based time-domain technique

Plant stem tissue modeling and parameter identification using metaheuristic optimization algorithms

Second-order cascode-based filters

Versatile Field-Programmable Analog Array Realizations of Power-Law Filters

/program/electronics-and-computer-engineering

Fractional-order Memristor Emulator with Multiple Pinched Points

Related Publications

Estimating phase error using a Hilbert transform-based time-domain technique

Plant stem tissue modeling and parameter identification using metaheuristic optimization algorithms

Second-order cascode-based filters

Versatile Field-Programmable Analog Array Realizations of Power-Law Filters